
2
LTC1742
1742f
PARAMETER
CONDITIONS
MIN
TYP
MAX
UNITS
Resolution (No Missing Codes)
q
14
Bits
Integral Linearity Error
(Note 6)
– 3
±0.75
3
LSB
Differential Linearity Error
q
–1
±0.5
1
LSB
Offset Error
(Note 7)
– 35
±535
mV
Gain Error
External Reference (SENSE = 1.6V)
– 3.5
±1
3.5
%FS
Full-Scale Drift
Internal Reference
±40
ppm/
°C
Full-Scale Drift
External Reference (SENSE = 1.6V)
±20
ppm/
°C
Offset Drift
Internal Reference
±20
V/°C
Input Referred Noise (Transition Noise)
SENSE = 1.6V
0.82
LSBRMS
ORDER PART
NUMBER
OVDD = VDD (Notes 1, 2)
Supply Voltage (VDD) ............................................. 5.5V
Analog Input Voltage (Note 3) .... – 0.3V to (VDD + 0.3V)
Digital Input Voltage (Except OE)
(Note 3) ...................................... – 0.3V to (VDD + 0.3V)
OE Input Voltage (Note 4) ........ – 0.3V to (OVDD + 0.3V)
Digital Output Voltage ................. – 0.3V to (VDD + 0.3V)
OGND Voltage .............................................. – 0.3V to 1V
Power Dissipation ............................................ 2000mW
Operating Temperature Range
LTC1742C ............................................... 0
°C to 70°C
LTC1742I ............................................ – 40
°C to 85°C
Storage Temperature Range ................. – 65
°C to 150°C
Lead Temperature (Soldering, 10 sec).................. 300
°C
LTC1742CFW
LTC1742IFW
TJMAX = 150°C, θJA = 35°C/W
The q indicates specifications which apply over the full operating
temperature range, otherwise specifications are at TA = 25°C. (Note 5)
ABSOLUTE MAXIMUM RATINGS
W
WW
U
PACKAGE/ORDER INFORMATION
W
U
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
TOP VIEW
FW PACKAGE
48-LEAD PLASTIC TSSOP
48
47
46
45
44
43
42
41
40
39
38
37
36
35
34
33
32
31
30
29
28
27
26
25
SENSE
VCM
GND
AIN
+
AIN
–
GND
VDD
GND
REFLB
REFHA
GND
REFLA
REFHB
GND
VDD
GND
VDD
GND
MSBINV
ENC
OF
OGND
D13
D12
D11
OVDD
D10
D9
D8
D7
OGND
GND
D6
D5
D4
OVDD
D3
D2
D1
D0
OGND
CLKOUT
OE
CO VERTER CHARACTERISTICS
U
SYMBOL
PARAMETER
CONDITIONS
MIN
TYP
MAX
UNITS
VIN
Analog Input Range (Note 8)
4.75V
≤ VDD ≤ 5.25V
q
±1 to ±1.6
V
IIN
Analog Input Leakage Current
0 < AIN+, AIN– < VDD
q
–1
1
A
CIN
Analog Input Capacitance
Sample Mode ENC < ENC
8
pF
Hold Mode ENC > ENC
4
pF
tACQ
Sample-and-Hold Acquisition Time
q
5
7.3
ns
tAP
Sample-and-Hold Acquisition Delay Time
0
ns
tJITTER
Sample-and-Hold Acquisition Delay Time Jitter
0.15
psRMS
CMRR
Analog Input Common Mode Rejection Ratio
1.5V < (AIN– = AIN+) < 3V
80
dB
The q indicates specifications which apply over the full operating temperature range, otherwise
specifications are at TA = 25°C. (Note 5)
A ALOG I PUT
U
Consult LTC Marketing for parts specified with wider operating temperature ranges.